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Abstract. The SIMD parallel systems play a crucial role in the ﬁeld of
intensive signal processing. For most the parallel systems, communica-
tion networks are considered as one of the challenges facing researchers.
This work describes the FPGA implementation of two reconﬁgurable and
ﬂexible communication networks integrated into mppSoC. An mppSoC
system is an SIMD massively parallel processing System on Chip de-
signed for data-parallel applications. Its most distinguished features are
its parameterization and the reconﬁgurability of its interconnection net-
works. This reconﬁgurability allows to establish one conﬁguration with
a network topology well mapped to the algorithm communication graph
so that higher eﬃciency can be achieved. Experimental results for mpp-
SoC with diﬀerent communication conﬁgurations demonstrate the per-
formance of the used reconﬁgurable networks and the eﬀectiveness of
algorithm mapping through reconﬁguration.
Keywords: Reconﬁgurable architectures, communication networks,
SIMD processors, parallel architectures, FPGA.
1 Introduction
Embedded image or signal processing applications require high performance sys-
tems and highly integrated implementation solutions. They are mostly developed
on embedded systems with high performance processing units like DSP or Sin-
gle Instruction Multiple Data (SIMD) processors. While SIMD systems may
have been out of fashion in the 1990s, they are now developed to make eﬀective
use of the millions of transistors available and to be based on the new design
methodologies such as IP (Intellectual Property) reuse. Nowadays we have a
great variety of high capacity programmable chips, also called reconﬁgurable
devices (FPGAs) where we can easily integrate complete SoCs architectures for
many diﬀerent applications. Due to the inherent ﬂexibility of these devices, de-
signers are able to quickly develop and test several hardware(HW)/software(SW)
architectures. In this paper, we used Altera [16] reconﬁgurable devices to imple-
ment the mppSoC (massively parallel processing System on Chip) architecture
and get experimental results. Our contribution to SIMD on-chip design domain
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consists in the implementation at an RTL abstraction level of a parameterized
system with ﬂexible reconﬁgurable networks: one dedicated to neighboring com-
munications and one to assure point to point communications. Reconﬁguration
is accomplished through instructions. The designer can choose the appropriate
mppSoC conﬁguration to execute a given application.
This paper is structured as follows. Section 2 presents several SIMD archi-
tectures and focuses on the implementation of their interconnection networks.
Section 3 brieﬂy introduces the mppSoC platform. Section 4 details the integra-
tion of reconﬁgurable communication networks in the mppSoC design. Section
5 discusses some algorithms varying the used interconnection network. Finally,
Section 6 summarizes the contribution with a brief outlook on future work.
2 Related Works
Due to rapid advancement in VLSI technology, it has become feasible to con-
struct massively parallel systems, most of them are based on static interconnec-
tion structures as meshes, trees and hypercubes. Typically, an SIMD
implementation [3] consists of a Control Unit, a number of processing elements
(PE) communicating through an interconnection network (ICN), which often are
custom-made for the type of application it is intended for. If the ICN does not
provide direct connection between a given pair of processors, then this pair can
exchange data via an intermediate processor. The ILLIAC IV [5] used such an
interconnection scheme. The ICN in the ILLIAC IV allowed each PE to commu-
nicate directly with 4 neighboring PEs in an 8x8 matrix pattern. So, to move
data between two PEs, that are not directly connected, the data must be passed
through intermediary PEs by executing a programmed sequence of data transfers
[4]. This can lead to excessive execution time if more irregular communications
are needed. The same problem of communication bottleneck is encountered with
other architectures like [10] and [13], which may cause a signiﬁcant increase in the
cycle count of the program. Other new SIMD architectures have been proposed
[7] [14] but they don’t perform irregular communications since they integrate
only a neighborhood ICN. A nearest neighbor ICN is good for applications where
the communications are restricted to neighboring PEs. However, there are sev-
eral problems which require non local communications. Some massively parallel
machines [15] [8] have a scheme to cover such communication patterns. But, they
integrate a static ICN. The problem is that diﬀerent applications might have dif-
ferent demands for the architecture. Several reconﬁgurable SIMD architectures
have appeared. The Morphosys [12] proposed dynamically reconﬁgurable SoC
architecture. It contains a sophisticated programmable tri-level ICN. This gives
eﬃcient regular applications, but unfortunately non neighbours communications
seem to be tedious and time consuming. RC-SIMD [2] is a reconﬁgurable SIMD
architecture based on two segmented unidirectional communication busses. It
is powerful in term of neighboring communications even between distant-PEs,
however not eﬃcient for irregular communications. A dynamically reconﬁgurable
SIMD processor array is also described in [1]. It includes a two-dimensional array
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of 64x64 identical PEs. It is dedicated to compute programmable mask-based
image processing with only support of small local neighboring operations.
Previous proposals appear incomplete from an application perspective. While
some architectures are powerful in term of inter-PE communication and some of
them are reconﬁgurable, they can not perform non local operations eﬃciently.
These parallel architectures are not ﬂexible nor scalable to support the require-
ments of diﬀerent data parallel applications. The proposed system extends these
works by using ﬂexible reconﬁgurable communication networks based on para-
metric architecture. In the following, we propose a model of a parallel SIMD
system for SoC named mppSoC and we describe its diﬀerent components.
3 MppSoC Design
MppSoC is an SIMD massively parallel processing System on Chip built within
nowadays processors. It is composed of a number of 32-bit PEs, each one attached
to a local memory and potentially connected to its neighbours via a regular
network. Furthermore, a massively parallel Network on Chip, mpNoC, is able to
perform irregular communications. The whole system is controlled synchronously
by an Array Controller Unit (ACU). The ACU and PEs are built from the same
processor IP (the miniMIPS [17] in this work). The ACU is a complete processor,
having 5 stages of pipelining, whereas the PE is a reduced one having only the 3
last execution units. This processor building methodology has a signiﬁcant gain
allowing the integration of a large number of PE on a chip. The ACU transfers
parallel arithmetic and data processing instructions to the processor array, and
handles any control ﬂow or serial computation that cannot be parallelized. The
overall structure of the mppSoC architecture and pipeline is shown in Fig. 1.
The pipelined mppSoC architecture has been described in previous papers [11].
Since mppSoC is designed as a parametric architecture, the designer has to set
some parameters in order to generate one conﬁguration on FPGA such as the
number of PEs, the memory size and the topology of the neighborhood network
if it exists.
The mppSoC system is programmed by a single instruction stream partitioned
into sequential and parallel instructions. The mppSoC instruction set is derived
from the IP processor instruction set used in the design which is modiﬁed by
adding parallel instructions. Some speciﬁc instructions control the two networks,
allowing data transfer. Below, we will detail the mppSoC networks.
4 MppSoC Communication Networks
In order to improve the parallel system performances, and to satisfy the require-
ments of diﬀerent data parallel applications we propose ﬂexible and reconﬁg-
urable communication networks. Availability of such communication is critical
to achieve high performance. MppSoC networks are partitioned into two types:
regular and irregular networks. The designer can use none, one or both routers
to construct the needed mppSoC conﬁguration.
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Fig. 1. MppSoC Design
4.1 Reconfigurable Massively Parallel Network on Chip
The mpNoC IP is an irregular network performing point to point communica-
tions. It accomplishes three main functions in the mppSoC system. Firstly, the
mpNoC is able to connect, in parallel, any PE with another one. Secondly, the
mpNoC could connect the PEs to the mppSoC devices. Thirdly, it is able to
connect the ACU to any PE. The mpNoC allows parallel I/O transfers solving
the need of a high bandwidth required by data parallel applications. It consists
mainly of a Mode Manager responsible of establishing the needed communica-
tion mode and an interconnection network assuring data transfer. MpNoC input
and output ports are connected to switches controlled by the ACU, as shown
in Fig. 2. Theses switches allow to connect either the PEs or the I/O devices
and the ACU to the mpNoC, depending on the chosen communication mode
issued from the ACU to the Mode Manager. In fact, the communication mode
could be set at runtime through a mode instruction, when executed the corre-
sponding connections are activated. The mpNoC reconﬁguration is performed
in two levels. The ﬁrst level is at compile time where the designer chooses to
integrate mpNoC with a selected interconnection network. The second level is
during real-time where the communication protocol between the diﬀerent devices
can be altered based on the mode instruction. The proposed mpNoC is scalable
according to the number of PEs connected to the network. It integrates an in-
terconnect, responsible of transferring data from sources to destinations, which
may be of diﬀerent types (bus, crossbar, multi-stages, etc). Diﬀerent networks
are provided in a library needed when designing mppSoC. Allowing the designer
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Fig. 2. mpNoC integration into mppSoC
to choose the internal network increases run-time performances. The intercon-
nect interface is generic in order to support a conﬁgurable size (4x4, 32x32 for
example). While targeting an mpNoC integration into mppSoC, the number of
mpNoC sources and destinations is equal to the number of PEs. When using
mpNoC, we integrate also a controller to ensure synchronization between PEs
since it is the most SIMD important feature. The mpNoC controller veriﬁes if
data transferred by the sender is received by the corresponding receiver. At the
end of the transmission, the mpNoC controller sends an acknowledgment to the
ACU in order to continue executing instructions. The ACU does not issue a new
instruction until the communication occurs.
4.2 Reconfigurable Neighbourhood Network
In most data parallel applications, processors work on neighboring data and
need to communicate fast among themselves for high performance. Thus a neigh-
bourhood network is also integrated in the mppSoC system. Most common data
parallel algorithms need a broad range of processor connectivities for eﬃcient ex-
ecution. Each of these connectivities may perform well for some tasks and badly
for others. Therefore, using a network with a selective broadcast capability, var-
ious conﬁgurations can be achieved, and consequently, optimal performance can
be achieved. We propose diﬀerent regular network topologies: linear array, ring,
mesh, torus, and xnet (a two dimensional toroidal with extra diagonal links).
To change from one topology to another the programmer has to use the mode
instruction with the appropriate topology value in order to assure the appropri-
ate connections. Five values are deﬁned to specify the provided 5 topologies. In
fact, if selected, the neighborhood network with a given topology is generated at
compile time. Then the diﬀerent neighboring links could be changed at run-time.
To achieve a high reusability and reconﬁgurability, the neighborhood network
consists of routing elements or switches that are connected to the PEs. Their
interface is equipped with 9 ports or interfaces: north, east, south, west, north
east, north west, south east, south west and local. The local one is the port that
communicates to its attached PE. The switcher activates the appropriate port to
transfer data to the needed destination. The way it forwards the data depends on
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the executed communication instruction. The network is controlled by the ACU
through mode instruction. At every mode instruction, the switches determine
a new network topology for the system. In a sense, this is an extension of the
SIMD paradigm because for each instruction, the data manipulating the connec-
tivity are controlled in exactly the same way as the data for computing. Circuit
switching was adopted to establish the connection, and as a result, a very long
path can be established in a large system. In the regular communication, we can
specify the distance between PEs on the same row or column or diagonal (in the
case of Xnet). The distance deﬁnes the number of paths needed to achieve the
communication between the PE sender and the other receiver. Consequently,
one PE can communicate, not only to his direct neighbour, but also to more
distant PE. The nearest neighbourhood network is diﬀerent from the mpNoC,
since it is faster with a less signiﬁcant communication overhead. In this case,
all PE communications take place in the same direction at the same time. Since
each interconnection function is a bijection, this transfer of data occurs without
conﬂicts. Sending and receiving data through networks are managed by diﬀerent
communication instructions that will be described in the following subsection.
4.3 Communication Instruction Set
We identify diﬀerent instructions to program an mppSoC system: processor in-
structions, micro instructions and speciﬁc instructions which are encoded from
the processor instructions. Communication instructions, MODE, SEND and RE-
CEIVE, are examples of speciﬁc ones. They may be used in diﬀerent ways to
ensure various functions.
MODE instruction serves to establish the needed communication mode in
the case of mpNoC or the network topology in the case of neighborhood commu-
nication. It relies on the store SW instruction: SW cst, @ModeManager, where:
– @ModeManager = ”0x00009003” for mpNoC and ”0x00009004” for the neigh-
borhood network.
– cst is the chosen deﬁned value that corresponds to the mpNoC communica-
tion mode or the topology of the neighborhood network.
The mode values are deﬁned in the mppSoC conﬁguration ﬁle. After setting the
required interconnection, data transfers will occur through SEND and RECEIVE
instructions.
SEND instruction serves to send data from the sender to the corresponding
receiver, based on the SW instruction: SW data, address. The 32bits address can
be partitioned in diﬀerent ﬁelds depending on the established mpNoC mode. It
contains in case of:
– PE-PE Mode: the identity of the PE sender, the identity of the PE receiver
and the PE memory address;
– PE-ACU Mode: the identity of the PE sender and the ACU memory address;
– ACU-PE Mode: the identity of the PE receiver and the PE memory address;
– PE-Device Mode: the identity of the PE sender and the device address;
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– ACU-Device Mode: the device address;
– Device-PE Mode: the PE memory address;
– Device-ACU Mode: the ACU memory address.
In the case of regular communication, address contains the distance, the direction
and the memory address. There are eight constant direction values, deﬁned in
the mppSoC conﬁguration ﬁle, that the programmer can specify to denote the
eight possible router directions.
RECEIVE instruction serves to obtain the received data, relying on the load
memory instruction: LW data, address. It analogously takes the same address
ﬁeld as SEND instruction.
According to his application, the programmer can use all instruction types
to satisfy his needs. In the next section, we will present experimental results to
validate the proposed mppSoC design.
5 Experiments
In this work, we have executed 3 algorithms: Matrix Multiplication (MM), re-
duction and picture rotation algorithms, written in MIPS assembly code. In fact,
the GNU MIPS assembler has been modiﬁed to generate a binary which can be
directly integrated in the bit stream of the FPGA mppSoC implementation. The
assembly code can be then executed by mppSoC. Each conﬁguration, operating
at 50 MHz frequency, is generated in VHDL code and prototyped on the Altera
Stratix 2S180 FPGA with 179k logic elements. The proposed system can be ef-
ﬁciently implemented also in any other FPGA family. Diﬀerent interconnection
networks are evaluated and compared with the implemented algorithms. Exper-
imental results were obtained using the ModelSim Altera simulator to simulate
and debug the implemented design and the Quartus II which is a synthesis and
implementation tool [16] used also to download the compiled program ﬁle onto
the chip.
5.1 Matrix Multiplication
One of the basic computational kernels in many data parallel codes is the mul-
tiplication of two matrices (C=AxB). For this application we have implemented
a 64PE mppSoC with mpNoC using two ICN ﬁxed at compile time: a shared
bus and a crossbar. As the space of the FPGA HW is limited, 64 is the highest
number of PEs that we could integrate on the Stratix 2S180 when integrating
the two mppSoC networks. They are arranged in 8x8 grid. The matrices A and
B are of size 128x128, partitioned into 8 submatrices A(i,j) and B(i,j), each of
size 16x16. Each PE is attached to a 1 Kbyte local data memory. To perform
multiplication, all-to-all row and column broadcasts are performed by the PEs.
The following code for PE(i,j) is executed by all PEs simultaneously:
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for k=1 to 7 do
send A(i,j) to PE(i,(j+k) mod 8) /* East and West data transfer */
for k=1 to 7 do
send B(i,j) to PE((i+k) mod 8,j) /* North and South data transfer */
for k=0 to 7 do
C(i,j)=C(i,j)+A(i,k)*B(k,j) /* Local multiplication of submatrices */
Fig. 3 depicts the FPGA resource occupation and the execution time results.
We validated that the architecture based on the crossbar interconnect IP is
more eﬃcient but occupies a large area on the chip. In fact, the full crossbar
has the particularity to perform all permutations. However, its space on a chip
is quadratic depending on the number of inputs and outputs. On the other
hand, busses are relatively simple and the HW cost is small. However, we see
that the execution time when using a bus is over two times higher than when
using a crossbar. This is due to the fact that in a single bus architecture, one
interconnection path is shared by all the connected PEs so that only one PE can
transmit at a time. We have also tested the use of the neighborhood network (2D
mesh selected at compile time) compared to mpNoC. In the mppSoC program we
use the mode instruction with the needed topology value in order to change from
one topology to another. Fig. 4 shows a comparison between 4 diﬀerent ICN. As
expected, the architecture based on regular network is the most eﬀective for MM
application. These tests show also that the torus network is the most appropriate
neighbourhood network.
Fig. 3. Experimental results of running a MM algorithm on 64-PE mppSoC
Fig. 4. Execution time results using diﬀerent communication networks
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5.2 Reduction Algorithm
The reduction algorithm [8] presents one basic image processing operations.
When reduction computation is conducted in parallel, it is known that the com-
putation can be completed with the minimum number of steps using a binary-
tree representation as shown in Fig. 5. To implement the reduction algorithm we
use the recursive doubling procedure, sometimes also called tree summing. This
algorithm combines a set of operands distributed across PEs [9]. Consider the
example of ﬁnding the sum of M numbers. Sequentially, this requires one load
and M-1 additions, or approximately M additions. However, if these M num-
bers are distributed across N = M PEs, the parallel summing procedure requires
log2(N) transfer-add steps, where a transfer-add is composed of the transfer
of a partial sum to the PE and the addition of that partial sum to the PE’s
local sum. The described algorithm (sum of 16384 integers) is executed on mpp-
SoC conﬁgurations with 64 PEs (2D and linear) and with topologically distinct
interconnection networks (mesh/array neighbourhood network and a crossbar
based mpNoC). Execution performances are then compared (Fig. 6). We note
that the architecture of the used parallel system has also a great impact on the
speedup of a given algorithm. We notice that the mppSoC based on the regu-
lar network is the most eﬀective for this type of application. In the case of a
completely-connected topology, the speedup is six times lower than when using
a mesh inter-PE network. The two regular topologies, mesh as well as linear












Fig. 5. Parallel reduction computation using four processing elements
Fig. 6. Execution time on diﬀerent mppSoC conﬁgurations
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Fig. 7. Picture rotation
Fig. 8. System scalability/performance running a picture rotation algorithm on a
Stratix 2S180
with a linear router is slightly lower than with a mesh router. This is due to
the additional communication overhead introduced by the mesh router. So, the
linear neighborhood network is the most eﬀective of the reduction algorithm.
These diﬀerent results show also the ﬂexibility of the mppSoC architecture and
the high eﬃciency achieved by establishing a well mapped network topology to
one algorithm.
5.3 Picture Rotation
In this algorithm, we realize 17161-pixel picture rotations. The resulting Lena
pictures of Fig. 7 were provided by an execution of binary programs on our
mppSoC FPGA implementation. The image rotation requires a non homoge-
neous data movement and I/O throughput requirements. That’s why, we have
used a crossbar based mpNoC to assure communications and to perform parallel
I/O for reading and displaying the resultant image on a VGA screen. So the
interconned network in this case is the mpNoC. Selective broadcast capability in
this network is enabled by the mode instruction used in the program. We have
also tested diﬀerent number of PEs with variable memory size. Fig. 8 presents
synthesis and execution results on various mppSoC designs. We notice a com-
promise between area and execution time. The results prove the performance of
the proposed design. Indeed, when increasing the number of PEs (multiplying
by 8) the speedup increases (5 times higher) and the FPGA area is multiplied by
a factor of 4 which is an acceptable rate. The results show that the FPGA based
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implementation is inexpensive and can easily be reconﬁgured as new variations
on the algorithm are developed.
From all previous experiments we demonstrate the eﬀectiveness of reconﬁg-
urable and parametrical networks in a massively parallel system. These networks
can perform neighboring as well as irregular communications to satisfy a wide
range of algorithm communication graphs. The designer has to make the right
choice between the two networks, depending on the application, in order to op-
timize the whole system performances. In fact, the ﬂexibility and conﬁgurability
of the mppSoC architecture, in particular its interconnection networks, allow the
designer to generate the most appropriate architecture satisfying his needs. It is
vital to have a ﬂexible interconnection scheme that can be applied to the system
design. The parameterization of the mppSoC is also a key aspect to easily tailor
the architecture according to HW as well as SW requirements. The performances
of the described system is found better than other architectures. Compared to
the ASC processor [10] for example, our mppSoC achieves higher performances
(40.48 Mhz with 64 PEs compared to 26.9 Mhz with 50 PEs in the ASC). The
mppSoC PEs are 32bits instead of 8bits and contain 3 pipeline stages instead
of 4. Compared to the SIMD architecture described in [13], mppSoC is more
powerful since it includes a reconﬁgurable neighboring network rather than a
static 2D torus network and it can respond to the irregular communications. In
[13], data transfers are based on a global bus which may cause some excessive
time since the bus has a limited bandwidth. In term of speed, compared to the
H-SIMD architecture [6] mppSoC shows powerful results. In fact, for matrices
of size less than 512, the H-SIMD machine is not fully exploited and does not
sustain high performance. However, mppSoC is parametric and can be ﬁtted in
small as well as large quantity in one FPGA. With a matrix size of 200 the H-
SIMD makes 7ms to achieve the computation compared to 5ms obtained when
executing multiplication of matrices of size 128 on mppSoC. This comparison
prove the high performance and the eﬃciency of mppSoC.
6 Conclusion
This paper presents a conﬁgurable SIMD massively parallel processing system
prototyped on FPGA devices. MppSoC can be parameterized to contain several
PEs with variable memory size. It is characterized by its reconﬁgurable communi-
cation networks: a neighborhood network and an mpNoC dedicated to irregular
communications. Including or not an mpNoC in a given mppSoC design is a
trade-oﬀ between the cost in term of silicon and the advantage in term of per-
formance and ﬂexibility. To evaluate the mppSoC system we have implemented
diﬀerent sized architectures with various conﬁgurations for three representative
algorithms. The ﬂexibility of the architecture allows to match the design with
the application and to improve the performances and satisfy its requirements.
Future work deal with the choice of the processor IP. The ACU for example is
not reconﬁgurable in itself but can be replaceable by an equivalent soft processor
or a self designed ACU. The PE could be also obtained by reducing the ACU.
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Our aim is to test other processors with the mppSoC design and assure their
reconﬁgurability. The ultimate goal is to develop a complete tool chain facilitat-
ing the mppSoC implementation. The nature of the targeted applications may
be the decisive element in the design choice.
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